News • CPUs / Chips • Benchmarks • Information • Forum • Links • About
Identification • Pinouts • S-Spec numbers • Glossary

Search CPU-World

Search the site / Identify CPU / Quick CPU lookup:

QID2 (Intel Celeron 1.4 GHz)

All S-Specs » Celeron » QID2

Jump to

  • QID2 specifications
  • Related S-Specs
  • CPUID information
  • Visitor comments (0)

Get HTML and forum link code in case if you want to link to this page:

Search S-Specs

Find Celeron S-Spec numbers with:

Same socket
Same CPUID
Same stepping

QID2 specifications

The specs can be used for short-term
listings on auction and classifieds sites
General information
TypeCPU / Microprocessor
FamilyIntel Celeron
Part numberRK80530RY017256
Frequency (GHz)  ? 1.4
Bus speed (MHz)  ? 100
Clock multiplier  ? 14
Package type370-pin FC-PGA2
Socket typeSocket 370
Architecture / Microarchitecture / Other
CPUID06B4h
Core steppingtB1
Processor coreTualatin-256
Manufacturing technology (micron)0.13
Number of cores1
L2 cache size (KB)  ? 256
Notes on sSpec QID2
  • Qualification sample.
  • The processor is marked as QID2QS
  • According to other source this S-spec has A1 stepping

Related S-Spec numbers

In addition to the QID2 S-Spec, this processor was also manufactured with a few production and pre-production S-Spec numbers:

SteppingS-Spec RK80530RY017256 RK80530RY01725E BX80530F1400256
A1 SL64V + + +
SL68G     +
B1 QRN4 +    
SL6C6 +   +
SL6JU     +
SL6JV     +
tB1 QID2 +    
QKE0 +    
Unknown SL6E4 +    

NOTE: Engineering and qualifications samples are marked with this color


QID2 CPUID information

Intel Celeron 1400 MHz QID2
Part number:RK80530RY017256
Measured Frequency:1403 MHz
Comment:Qualification Sample
Submitted by:Neon_WA
 
General information
Vendor:GenuineIntel
Processor name (BIOS):Intel(R) Celeron(TM) CPU 1400MHz
Processor type:Original OEM Processor
CPUID signature:6B1
Family: 6 (06h)
Model:11 (0Bh)
Stepping: 1 (01h)
TLB/Cache details:Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Data TLB: 4-MB Pages, 4-way set associative, 8 entries
Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
Instruction TLB: 4-MB Pages, fully associative, 2 entries

Cache details
Cache: L1 data L1 instruction L2
Size: 16 KB 16 KB 256 KB
Associativity: 4-way set
associative		 4-way set
associative		 8-way set
associative
Line size: 32 bytes 32 bytes 32 bytes

Supported instructions
Instruction set extensionsAdditional instructions
MMX CMOV
SSE CMPXCHG8B
  FXSAVE/FXRSTORE
  SYSENTER/SYSEXIT

Integrated features and technologies
Major featuresOther features
On-chip Floating Point Unit 36-bit page-size extensions
  Debugging extensions
  Machine check architecture
  Machine check exception
  Memory-type range registers
  Model-specific registers
  Page attribute table
  Page global extension
  Page-size extensions (4MB pages)
  Physical address extensions
  Time stamp counter
  Virtual 8086-mode enhancements
Comments

Last modified: 24 Jun 2021
Terms and Conditions · Privacy Policy · Contact Us (c) Copyright 2003 - 2021 Gennadiy Shvets